νMOS Enhanced Differential Current-Switch Threshold Logic Gates

نویسندگان

  • K. C. Li
  • M. Padure
  • S. D. Cotofana
چکیده

This paper presents a way to enhance the Differential Current-Switch Threshold Logic gate (DCSTL) in order to allow the gate to perform more complex functions. This enhancement is achieved by replacing the MOS-transistors at the dataand threshold mapping bank of the DCSTL gate with neuronMOS transisors. First, we introduce the neuronMOS-enhanced DCSTL gate. Then, the results of HSPICE simulations of a 7-input parity and a 3-bit addition function implemented with the enhanced DCSTL gate is presented, along with a comparison with the same functions implemented using the original DCSTL gate. These simulations indicate that the designs based on enhanced DCSTL gates can achieve a 12.5% speed-up over the conventional DCSTL gate designs for both addition and parity. HSPICE power estimations also suggest that the standard DCSTL gate dissipates 30% more power when performing a 7-bit parity, and 5% in the case of a 3-bit addition. Keywords—Threshold logic, neuron-MOS transistors, parity, addition

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Differential Implementations of Threshold Logic Gates

2. CAPACITIVE SOLUTIONS This paper reviews differential implementations of threshold logic gates, detailing two classes of solutions: capacitive (switched capacitor and floating gate), and conductance/current. The concept underlying capacitive TLGs is the use of an array of capacitors to implement the weighted sum of inputs. The idea was introduced as early as 1966 [6]. Capacitive TLGs can be c...

متن کامل

A Practical Floating-gate Muller-c Element Using Νmos Threshold Gates

This paper presents the rationale for νMOS-based realizations of digital circuits when logic design techniques based on threshold logic gates (TGs) are used. Some practical problems in the νMOS implementation of threshold gates have been identified and solved. The feasibility and versatility of the proposed technique as well as its potential as a low-cost design technique for CMOS technologies ...

متن کامل

Threshold Gate with Hysteresis using Neuron MOS

In this article threshold gates with hysteresis using neuron MOS (νMOS) are presented as basic elements in Null Convention Logic (NCL) circuits. NCL, which proposed by K. M. Fant and S. A. Branst, needs special gates having hysteresis, because NCL uses different ternary logic systems in computation phase and wiping phase of asynchronous behavior, respectively. To impliment the dinamic behavior,...

متن کامل

Neuron-MOS Current Mirror Circuit and Its Application to Multi-Valued Logic

A neuron-MOS transistor (νMOS) is applied to current-mode multi-valued logic (MVL) circuits. First, a novel low-voltage and low-power νMOS current mirror is presented. Then, a threshold detector and a quaternary T-gate using the proposed νMOS current mirrors are proposed. The minimum output voltage of the νMOS current mirror is decreased by VT (threshold voltage), compared with the conventional...

متن کامل

Split-Precharge Differential Noise-Immune Threshold Logic Gate (SPD-NTL)

After a short review of the state-of-the-art, a new low-power differential threshold logic gate is introduced: split-precharge differential noiseimmune threshold logic (SPD-NTL). It is based on combining the split-level precharge differential logic, with a technique for enhancing the noise immunity of threshold logic gates: noise suppression logic. Another idea included in the design of the SPD...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005